Data Register with both Sync and Async Set/Reset

The Data Register with both Sync and Async Set/Reset models a clocked data register with a load (enable) input. The clock edge for the register can be set with the Trigger Condition parameter to be a rising edge (0_TO_1) or a falling edge (1_TO_0). Both asynchronous and synchronous set and reset inputs are provided. The active logic level of the inputs can be configured with the Set/Reset Level and Load Level parameters.

For the data register with either asynchronous or synchronous set and reset inputs, see Data Register.

Related topics:

In this topic:

Model Name: Data Register with both Sync and Async Set/Reset
Simulator: This device is compatible with the SIMPLIS simulator.
Parts Selector Menu Location: Digital Functions > Registers
Symbol Library: None - the symbol is automatically generated when placed or edited.
Model Library: None - the model is automatically generated when the simulation is run.
Subcircuit Names:
  • SIMPLIS_DIGI1_D_DATA_REG_N : Without Ground Reference
  • SIMPLIS_DIGI1_D_DATA_REG_Y : With Ground Reference
Symbol:
4-bit, rising edge triggered, synchronous set/reset, without ground reference.
Multiple Selections: Only one device at a time can be edited.

Editing the Data Register with both Sync and Async Set/Reset

To configure the Data Register with both Sync and Async Set/Reset, follow these steps:

  1. Double click the symbol on the schematic to open the editing dialog to the Parameters tab.
  2. Make the appropriate changes to the fields described in the table below the image.
Label Parameter Description
Clock to Output Delay Delay from the triggering clock event until the Register outputs change
Number of Bits Number of input bits to the Register
Trigger Condition Determines the triggering condition of the Register clock pin:
  • 0_TO_1 for rising edge triggered
  • 1_TO_0 for falling edge triggered
Ground Ref Determines whether or not a device has a ground reference pin. Any digital component that has an input or output pin connected to an analog circuit node must have its Ground Ref pin connected to an analog node. This is usually the ground on the schematic.
Minimum Clk Width Minimum valid clock width. Clock widths less than this parameter will not trigger the Register.
Setup Time Minimum time before the triggering clock event that the input signals must remain steady so that a valid change in each input state is recognized.
Hold Time Minimum time after the triggering clock event that the input signals must remain steady so that a valid change in each input state is recognized.
Initial Condition Initial condition of the Register output at time=0
Load/Shift Level Determines the logic level of the shift register load/shift ( LD/SH ) pin:
  • Load_0/Shift_1 means load on low and shift on high.
  • Load_1/Shift_0 means load on high and shift on low.

To define the parameters for the Set/Reset, follow these steps:

  1. From the Edit Data Register with both Sync and Async Set/Reset dialog box, click on the Set/Reset tab.
  2. Make the appropriate changes to the fields described in the table below the image.
Label Parameter Description
Set/Reset Level Determines the Set/Reset level of a device:
  • 1 means active high
  • 0 means active low
Set To Determines the shift register output value when the asynchronous set pin goes active
Reset To Determines the shift register output value when the asynchronous reset pin goes active
Set/Reset Delay Delay from when the SET or RST pin goes active until the Q output is actually set or reset.
Set To Determines the shift register output value when the synchronous set pin goes active
Reset To Determines the shift register output value when the synchronous reset pin goes active

To define the parameters for the interface between this digital component and each analog component connected directly to an input or output pin, follow these steps:

  1. From the Edit Data Register with both Sync and Async Set/Reset dialog box, click on the Interface tab.
  2. Make the appropriate changes to the fields described in the table below the image.
Label Parameter Description
Input Resistance Input resistance of each Register input pin
Hysteresis, Threshold Hysteresis and Threshold of the inputs. The hysteretic-window width, HYSTWD is centered around Threshold (TH) voltage. To determine the actual threshold ( TL , THI ), substitute Threshold (TH) and Hysteresis (HYSTWD) in each of the following formulas:
Input Logic Level Actual Threshold
1 Threshold + 0.5 * Hysteresis
0 Threshold - 0.5 * Hysteresis
Output Resistance Output resistance of each Register output pin
Output High Voltage Output high voltage for each Register output pin
Output Low Voltage Output low voltage for each Register output pin

Truth Table

The following truth table assumes these parameter values:

  • Trigger Condition=0_TO_1 which represents a rising edge clocked data register with both async and sync set/reset
  • Set/Reset level=1
  • Load Level=1.
Inputs Output Action
LOAD SET RST ASET ARST CLK Q
0 0 0 0 0
Last Q Retain state
1 0 0 0 0
Data input Load data
0 or 1 1 0 0 0
Synchronous Set To value Synchronous set
0 or 1 0 1 0 0
Synchronous Reset To value Synchronous reset
0 or 1 0 or 1 0 or 1 1 0 0 or 1 Asynchronous Set To value Asynchronous set
0 or 1 0 or 1 0 or 1 0 1 0 or 1 Asynchronous Reset To value Asynchronous reset
0 or 1 1 1 0 0
Last Q Illegal concurrent SET and RST
0 or 1 0 or 1 0 or 1 1 1 0 or 1 Last Q Illegal concurrent ASET and ARST

Examples

The test circuit used to generate the waveform examples in the next section can be downloaded here: simplis_044_dataregister_example.zip.

To simulate this design, follow these steps:

  1. Unzip the archive to a location on your computer.
  2. To open the schematic, double click the .sxsch file or drag that file into the SIMetrix/SIMPLIS Command Shell.

Waveforms

This example of the data register with both async and sync set/reset uses two Digital Signal Sources to generate the input pulses to the Data Register with both Sync and Async Set/Reset. The input source waveforms are defined in a text file with each state transition defined on a single line. These two sources excite every state transition in the Truth table section.

In the circuit example, the initial condition of the Data Register with both Sync and Async Set/Reset is set to 15 decimal. The behavior of the register in response to the inputs on a rising clock edge is described in the following table.

Synchronous events

Time Event Q Output
100n Load 4
200n Retain state 4
300n Load 8
400n Retain state 8
500n Set 9
600n Reset 2
700n Load 5
800n Illegal concurrent SET and RST 5
1100n Load 5

The asynchronous set and reset inputs are asserted according to this table:

Asynchronous events

Time Event Q Output
920n Asynchronous set 11
1020n Asynchronous reset 1
1175n Illegal concurrent ASET and ARST 5

The waveforms for the Data Register with both Sync and Async Set/Reset show each state change.

Subcircuit Parameters

Because the Data Register with both Sync and Async Set/Reset model is generated by a template script when the simulation is executed, a hand-coded model cannot be inserted into a netlist. The template script for this device is simplis_make_register_model.sxscr, which licensed users can download as part of a zip archive of all built-in scripts.

To download the zip archive, follow these steps:

Important: You will be prompted to log in with the user name and password you received with your license file. If you don't have the user name and password, you can email support@simplistechnologies.com with your license information to receive the login credentials. Include a screenshot of the dialog which opens when you run the Help > License Diagnostics... menu.
  1. Click http://www.simetrix.co.uk/simetrix80/scripts.zip to download the script archive.
  2. Enter the user name and password you received with your license file.

The following parameter table defines the parameters used in this model.

Parameter Name Label Data Type Range Units Parameter Description
CLK_TO_OUT_DELAY Clock to Output Delay Number 1f to 1024 s Delay from the triggering clock event until the Register outputs change
GNDREF Ground Ref String
  • 'Y'
  • 'N'
 none Determines whether or not a device has a ground reference pin. Any digital component that has an input or output pin connected to an analog circuit node must have its Ground Ref pin connected to an analog node. This is usually the ground on the schematic.
HOLD_TIME Hold Time Number 1f to 1024 s Minimum time after the triggering clock event that the input signals must remain steady so that a valid change in each input state is recognized.
HYSTWD,
TH		 Hysteresis,
Threshold		 Number min: 1f V Hysteresis and Threshold of the inputs. The hysteretic-window width, HYSTWD is centered around Threshold (TH) voltage. To determine the actual threshold ( TL , THI ), substitute Threshold (TH) and Hysteresis (HYSTWD) in each of the following formulas:
Input Logic Level Actual Threshold
1 Threshold + 0.5 * Hysteresis
0 Threshold - 0.5 * Hysteresis
IC Initial Condition Number
  • 0
  • 1
 none Initial condition of the Register output at time=0
LOAD_LEVEL Load/Shift Level Integer
none Determines the logic level of the shift register load/shift ( LD/SH ) pin:
  • Load_0/Shift_1 means load on low and shift on high.
  • Load_1/Shift_0 means load on high and shift on low.
MIN_CLK Minimum Clk Width Number 1f to 1024 s Minimum valid clock width. Clock widths less than this parameter will not trigger the Register.
NUMBITS Number of Bits Integer   none Number of input bits to the Register
RESET_TO_ASYNC Reset To Number   none Determines the shift register output value when the asynchronous reset pin goes active
RESET_TO_SYNC Reset To Number   none Determines the shift register output value when the synchronous reset pin goes active
RIN Input Resistance Number min: 100 Ω Input resistance of each Register input pin
ROUT Output Resistance Number min: 1m Ω Output resistance of each Register output pin
SETUP_TIME Setup Time Number 1f to 1024 s Minimum time before the triggering clock event that the input signals must remain steady so that a valid change in each input state is recognized.
SET_RESET_DELAY Set/Reset Delay Number 1f to 1024 s Delay from when the SET or RST pin goes active until the Q output is actually set or reset.
SET_RESET_LEVEL Set/Reset Level Number
  • 0
  • 1
 none Determines the Set/Reset level of a device:
  • 1 means active high
  • 0 means active low
SET_TO_ASYNC Set To Number   none Determines the shift register output value when the asynchronous set pin goes active
SET_TO_SYNC Set To Number   none Determines the shift register output value when the synchronous set pin goes active
TRIG_COND Trigger Condition String
  • '0_TO_1'
  • '1_TO_0'
 none Determines the triggering condition of the Register clock pin:
  • 0_TO_1 for rising edge triggered
  • 1_TO_0 for falling edge triggered
VOH Output High Voltage Number any V Output high voltage for each Register output pin
VOL Output Low Voltage Number any V Output low voltage for each Register output pin