



High and Low Side FET drivers
with Power Probes to produce an
instantaneous Power curve.
Parametrized Deadtime LogicToggle

VCO: A 1V signal on Control produces
a 200kHz CLK, which yields 100kHz Gate
Drive Frequency. FCLK is proportional to CONTROL