back to overview ▲

» DVM Test Report: Steady-State|Steady-State|Vin Minimum|Light Load

Test Details
Schematic 4.2_LTC3406B - DVM ADVANCED.sxsch
Test Steady-State|Steady-State|Vin Minimum|Light Load
Date / Time 12/10/2015 5:46 PM
Report Directory run_blt_in_and_prmt_grphs\Steady-State\Steady-State\VinMinimum\Light Load
Log File report.txt
Screenshot schematic.png
Status PASS
Simulator simplis
Deck input.deck
Init input.deck.init
Measured Scalar Values
Efficiency 91.5107%
Efficiency_Min 91.5107%
Frequency(CLK) 955.703k
ILOAD
AVG
30.0155m
MIN
29.9934m
MAX
30.0359m
RMS
30.0155m
PK2PK
42.4616u
ISRC
AVG
10.9747m
MIN
277.708u
MAX
450.136m
RMS
35.0658m
PK2PK
449.858m
Power(LOAD) 45.1926m
Power(SRC) 49.3851m
VLOAD
AVG
1.50564
MIN
1.50453
MAX
1.50666
RMS
1.50564
PK2PK
2.12986m
VSRC
AVG
4.49999
MIN
4.49955
MAX
4.5
RMS
4.49999
PK2PK
449.858u
Measured Spec Values
Max_VLOAD PASS: Max. Output1 Voltage (1.50666) is less than or equal to Max. Output1 Voltage Spec (1.58025)
Min_VLOAD PASS: Min. Output1 Voltage (1.50453) is greater than or equal to Min. Output1 Voltage Spec (1.42975)
LOAD
VLOAD
ILOAD
SXGPH File simplis_pop23_789.sxgph
SRC
VSRC
ISRC
SXGPH File simplis_pop23_779.sxgph
default
CLK
ILOUT
SW
VOUT
SXGPH File simplis_pop23_784.sxgph
Other SXGPH Files
clock#pop simplis_pop23_771.sxgph